## In The Claims:

Claims 1-22 (canceled)

Claim 23. (currently amended) A method for fabricating a DRAM array, comprising:

patterning a semiconductor substrate to form rows and columns of pillars thereon; forming a capacitor on a lower portion of a sidewall of each pillar;

partially filling spaces between the pillars with a first insulating material to cover the capacitors;

forming a gate structure of a transistor on the sidewall of each pillar above the first insulating layer, the gate structure comprising a gate electrode and a gate insulating layer between the pillar and the gate electrode, wherein a method for forming the gate structure comprises steps of:

forming a gate insulating layer on the sidewall of each pillar above the first insulating material;

forming a conductive layer between the pillars and on the first insulating material, the conductive layer having a top surface lower than the top surface of the pillar;

forming a mask spacer on the sidewall of each pillar above the conductive layer;

forming a mask layer comprising a plurality of linear patterns over the substrate, wherein each linear pattern runs over the pillars in one

Customer No.: 31561 Application No.: 10/605,199

Docket NO.: 11438-US-PA

column; and

etching the conductive layer using the mask spacer and the mask

layer as a mask to form a gate electrode on the sidewall of each pillar,

wherein the gate electrodes on the pillars in one column are connected via

the conductive layer between the pillars of the same column to form a gate

line;

forming a first doped region of a transistor in the sidewall of each pillar coupling

with the capacitor on the sidewall of the same pillar;

forming a second doped region of a transistor in a top portion of each pillar;

filling the spaces between the pillars with a second insulating material to cover

the transistors;

forming a plurality of bit lines over the substrate, wherein each bit line is

electrically connected to the second doped regions of the transistors in one row; and

forming a plurality of word lines over the substrate, wherein each word line is

coupled with the gates of the transistors in one column.

Claim 24. (original) The method of claim 23, wherein forming the capacitor on

the lower portion of the sidewall of each pillar comprises:

doping a surface layer of the substrate and the lower portions of the sidewalls of

the pillars to form a common electrode;

forming a dielectric layer surrounding the lower portion of the sidewall of each

pillar; and

AUG-23-2005 TUE 17:54

FAX NO.

Customer No.: 31561 Application No.: 10/605,199

Docket NO.: 11438-US-PA

P. 06

forming an upper electrode covering the dielectric layer for coupling with a

corresponding first doped region.

Claim 25. (original) The method of claim 24, wherein a top of the upper electrode

is higher than a top of the dielectric layer, and forming the capacitor on the lower portion

of the sidewall of each pillar further comprises:

forming a collar insulating layer on the sidewall of the pillar above the dielectric

layer before the upper electrode is formed, so that the collar insulating layer surrounds the

pillar and is covered by an upper portion of the upper electrode.

Claim 26. (original) The method of claim 25, wherein the upper electrode

comprises a doped semiconductor material, and a top portion of the upper electrode above

the collar insulating layer directly contacts with the pillar, so that the first doped region is

formed via dopant diffusion from the top portion of the upper electrode to the sidewall of

the pillar during thermal processes after the upper electrode is formed.

Claim 27. (original) The method of claim 26, wherein forming the dielectric layer,

the upper electrode and the collar insulating layer comprises:

forming a conformal dielectric layer on the substrate and the pillars;

forming a first conductive layer between the pillars to cover a lower portion of the

conformal dielectric layer;

removing the dielectric layer exposed by the first conductive layer;

5

PAGE 6/17 \* RCVD AT 8/23/2005 5:51:22 AM [Eastern Daylight Time] \* SVR:USPTO-EFXRF-6/25 \* DNIS:2738300 \* CSID: \* DURATION (mm-ss):04-12

AUG-23-2005 TUE 17:55

FAX NO.

P. 07

Customer No.: 31561 Application No.: 10/605,199

Docket NO.: 11438-US-PA

forming an insulating spacer on the sidewall of each pillar above the first

conductive layer;

forming a second conductive layer between the pillars to cover lower portions of

the insulating spacers;

removing a portion of each insulating spacer exposed by the second conductive

layer to form a collar insulating layer on each pillar;

forming a third conductive layer between the pillars and on the collar insulating

layers and the second conductive layer;

forming a mask spacer on the sidewall of each pillar above the third conductive

layer; and

sequentially etching the third conductive layer, the second conductive layer and

the first conductive layer using the mask spacer as a mask to form an upper electrode for

each pillar.

Claim 28. (original) The method of claim 26, wherein forming the dielectric layer,

the upper electrode and the collar insulating layer comprises:

forming a conformal dielectric layer on the substrate and the pillars;

forming a conductive spacer on the sidewall of each pillar covering a portion of

the conformal dielectric layer;

forming an insulating layer between the pillars to cover lower portions of the

conductive spacers;

removing portions of the conductive spacers and the dielectric layer exposed by

6

AUG-23-2005 TUE 17:55 FAX NO.

P. 08

Customer No.: 31561

Application No.: 10/605,199

Docket NO.: 11438-US-PA

the insulating layer;

forming an insulating spacer on the sidewall of each pillar above the insulating

layer, the insulating spacer exposing a portion of a top surface of a corresponding

conductive spacer;

forming a second conductive layer between the pillars to cover lower portions of

the insulating spacers;

removing a portion of each insulating spacer exposed by the second conductive

layer to form a collar insulating layer on the sidewall of each pillar;

forming a third conductive layer between the pillars and on the collar insulating

layers and the second conductive layer;

forming a mask spacer on the sidewall of each pillar above the third conductive

layer; and

sequentially etching the third conductive layer and the second conductive layer

using the mask spacer as a mask to form an upper electrode for each pillar, wherein the

upper electrode includes a conductive spacer, a portion of the second conductive layer and

a portion of the third conductive layer.

Claim 29. (canceled)

Claim 30. (currently amended) The method of claim 2923, wherein a gate line

directly serves as a word line for the transistors in one column.

7

PAGE 8/17 \* RCVD AT 8/23/2005 5:51:22 AM [Eastern Daylight Time] \* SVR:USPTO-EFXRF-6/25 \* DNIS:2738300 \* CSID: \* DURATION (mm-ss):04-12

Customer No.: 31561 Application No.: 10/605,199

Docket NO.: 11438-US-PA

Claim 31. (currently amended) The method of claim 2923, wherein a word line is

formed crossing over the bit lines to electrically connect a corresponding gate line via at

least one contact between the pillars of the corresponding column.

Claim 32. (original) The method of claim 23, wherein forming the gate structure

of the transistor on the sidewall of each pillar above the first insulating layer comprises:

forming a gate insulating layer on the sidewall of each pillar above the first

insulating material;

forming a conformal conductive layer on the pillars and the first insulating

material, also covering the gate insulating layer;

forming a first mask layer between the pillars to cover a lower portion of the

conformal conductive layer;

forming a second mask layer comprising a plurality of linear patterns on the

conformal conductive layer and the first mask layer, wherein each linear pattern runs over

the pillars in one column;

removing portions of the first mask layer exposed by the second mask layer;

removing the second mask layer; and

anisotropically etching the conformal conductive layer using the remaining first

mask layer as a mask until a top of the conductive layer is substantially lower than the top

surface of the pillar, so as to form a spacer-like gate electrode on the sidewall of each

pillar, wherein the gate electrodes on the pillars in one column are connected via the

conductive layer between the pillars of the same column to form a gate line.

8

AUG-23-2005 TUE 17:55

FAX NO.

P. 10

Customer No.: 31561

Application No.: 10/605,199 Docket NO.: 11438-US-PA

Claim 33. (original) The method of claim 32, wherein the gate line directly serves

as a word line for the transistors in one column.

Claim 34. (original) The method of claim 32, wherein a word line is formed

crossing over the bit lines to electrically connect the corresponding gate line via at least

one contact between the pillars of the corresponding column.

Claim 35. (original) The method of claim 23, wherein each bit line directly

contacts with the second doped regions of the transistors in one row.

Claim 36. (original) The method of claim 23, wherein the gate electrodes on the

pillars of one column are connected via the conductive layer between the pillars of the

same column to form the gate line, and the step of forming the word lines comprises:

forming a dielectric layer over the substrate covering the bit lines; and

forming at least one contact through the dielectric layer and a word line on the

dielectric layer to electrically connect with the gate line, wherein the contact directly

contacts the conductive layer between two pillars of the same column.

Claim 37. (original) The method of claim 36, wherein

each bit line is formed with a cap layer thereon; and

the method further comprises:

9

Customer No.: 31561
Application No.: 10/605,199

Docket NO.: 11438-US-PA

forming a protective spacer on sidewalls of each pair of bit line and cap layer before the dielectric layer is formed.

Claim 38. (original) The method of claim 36, wherein the contact and the word line are formed with a damascene process.

Claim 39. (newly added) A method for fabricating a DRAM array, comprising:

patterning a semiconductor substrate to form rows and columns of pillars thereon;

forming a capacitor on a lower portion of a sidewall of each pillar, wherein a method for forming the capacitor comprises steps of:

doping a surface layer of the substrate and the lower portions of the sidewalls of the pillars to form a common electrode;

forming a conformal dielectric layer on the substrate and the pillars;

forming a first conductive layer between the pillars to cover a lower portion of the conformal dielectric layer;

removing the dielectric layer exposed by the first conductive layer;

forming an insulating spacer on the sidewall of each pillar above
the first conductive layer;

forming a second conductive layer between the pillars to cover lower portions of the insulating spacers:

removing a portion of each insulating spacer exposed by the second conductive layer to form a collar insulating layer on each pillar;

forming a third conductive layer between the pillars and on the collar insulating layers and the second conductive layer;

forming a mask spacer on the sidewall of each pillar above the third conductive layer; and

sequentially etching the third conductive layer, the second conductive layer and the first conductive layer using the mask spacer as a mask to form an upper electrode for each pillar;

partially filling spaces between the pillars with a first insulating material to cover the capacitors;

forming a gate structure of a transistor on the sidewall of each pillar above the first insulating layer, the gate structure comprising a gate electrode and a gate insulating layer between the pillar and the gate electrode;

forming a first doped region of a transistor in the sidewall of each pillar coupling with the capacitor on the sidewall of the same pillar;

forming a second doped region of a transistor in a top portion of each pillar;

filling the spaces between the pillars with a second insulating material to cover the transistors;

forming a plurality of bit lines over the substrate, wherein each bit line is electrically connected to the second doped regions of the transistors in one row; and

forming a plurality of word lines over the substrate, wherein each word line is coupled with the gates of the transistors in one column.

Claim 40. (newly added) A method for fabricating a DRAM array, comprising: patterning a semiconductor substrate to form rows and columns of pillars thereon; forming a capacitor on a lower portion of a sidewall of each pillar, wherein a

method for forming the capacitor comprises steps of:

doping a surface layer of the substrate and the lower portions of the sidewalls of the pillars to form a common electrode;

forming a conformal dielectric layer on the substrate and the pillars;

forming a conductive spacer on the sidewall of each pillar covering a portion of the conformal dielectric layer;

forming an insulating layer between the pillars to cover lower portions of the conductive spacers;

removing portions of the conductive spacers and the dielectric layer exposed by the insulating layer;

forming an insulating spacer on the sidewall of each pillar above the insulating layer, the insulating spacer exposing a portion of a top surface of a corresponding conductive spacer;

forming a second conductive layer between the pillars to cover lower portions of the insulating spacers;

removing a portion of each insulating spacer exposed by the second conductive layer to form a collar insulating layer on the sidewall of each pillar;

forming a third conductive layer between the pillars and on the collar insulating layers and the second conductive layer;

forming a mask spacer on the sidewall of each pillar above the third conductive layer; and

sequentially etching the third conductive layer and the second conductive layer using the mask spacer as a mask to form an upper electrode for each pillar, wherein the upper electrode includes a conductive spacer, a portion of the second conductive layer and a portion of the third conductive layer;

partially filling spaces between the pillars with a first insulating material to cover the capacitors;

forming a gate structure of a transistor on the sidewall of each pillar above the first insulating layer, the gate structure comprising a gate electrode and a gate insulating layer between the pillar and the gate electrode;

forming a first doped region of a transistor in the sidewall of each pillar coupling with the capacitor on the sidewall of the same pillar;

forming a second doped region of a transistor in a top portion of each pillar;

filling the spaces between the pillars with a second insulating material to cover the transistors;

forming a plurality of bit lines over the substrate, wherein each bit line is electrically connected to the second doped regions of the transistors in one row; and

forming a plurality of word lines over the substrate, wherein each word line is

coupled with the gates of the transistors in one column.